iverilog: update page (#9551)

pull/1/head
K.B.Dharun Krishna 2022-11-27 20:13:48 +05:30 committed by GitHub
parent 2772f9750f
commit bf494772ba
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 8 deletions

View File

@ -1,24 +1,24 @@
# iverilog # iverilog
> Preprocesses and compiles Verilog HDL (IEEE-1364) code, into executable programs for simulation. > Preprocesses and compiles Verilog HDL (IEEE-1364) code into executable programs for simulation.
> More information: <http://iverilog.icarus.com/>. > More information: <https://github.com/steveicarus/iverilog>.
- Compile a source file into an executable: - Compile a source file into an executable:
`iverilog {{source.v}} -o {{executable}}` `iverilog {{path/to/source.v}} -o {{path/to/executable}}`
- Also display all warnings: - Compile a source file into an executable while displaying all warnings:
`iverilog {{source.v}} -Wall -o {{executable}}` `iverilog {{path/to/source.v}} -Wall -o {{path/to/executable}}`
- Compile and run explicitly using the VVP runtime: - Compile and run explicitly using the VVP runtime:
`iverilog -o {{executable}} -tvvp {{source.v}}` `iverilog -o {{path/to/executable}} -tvvp {{path/to/source.v}}`
- Compile using Verilog library files from a different path: - Compile using Verilog library files from a different path:
`iverilog {{source.v}} -o {{executable}} -I{{path/to/library_directory}}` `iverilog {{path/to/source.v}} -o {{path/to/executable}} -I{{path/to/library_directory}}`
- Preprocess Verilog code without compiling: - Preprocess Verilog code without compiling:
`iverilog -E {{source.v}}` `iverilog -E {{path/to/source.v}}`