mirror of https://github.com/CrimsonTome/tldr.git
iverilog: add page (#3303)
parent
629f5edda8
commit
cb3dde8502
|
@ -0,0 +1,24 @@
|
||||||
|
# iverilog
|
||||||
|
|
||||||
|
> Preprocesses and compiles Verilog HDL (IEEE-1364) code, into executable programs for simulation.
|
||||||
|
> More information: <http://iverilog.icarus.com/>.
|
||||||
|
|
||||||
|
- Compile a source file into an executable:
|
||||||
|
|
||||||
|
`iverilog {{source.v}} -o {{executable}}`
|
||||||
|
|
||||||
|
- Also display all warnings:
|
||||||
|
|
||||||
|
`iverilog {{source.v}} -Wall -o {{executable}}`
|
||||||
|
|
||||||
|
- Compile and run explicitly using the VVP runtime:
|
||||||
|
|
||||||
|
`iverilog -o {{execuable}} -tvvp {{source.v}}`
|
||||||
|
|
||||||
|
- Compile using Verilog library files from a different path:
|
||||||
|
|
||||||
|
`iverilog {{source.v}} -o {{executable}} -I{{path/to/library_directory}}`
|
||||||
|
|
||||||
|
- Preprocess Verilog code without compiling:
|
||||||
|
|
||||||
|
`iverilog -E {{source.v}}`
|
Loading…
Reference in New Issue